Performance Analysis of 5:2 compressor with 58 transistors
| dc.contributor.author | Kothakonda Durga Bhavani | |
| dc.contributor.author | R. Sireesha | |
| dc.contributor.author | K. Raju | |
| dc.contributor.author | Ganesh Kumar Marathula | |
| dc.contributor.author | RatalaKoteswara Naik | |
| dc.contributor.author | Sanam Nagedram | |
| dc.coverage.spatial | Bolivia | |
| dc.date.accessioned | 2026-03-22T16:35:40Z | |
| dc.date.available | 2026-03-22T16:35:40Z | |
| dc.date.issued | 2021 | |
| dc.description | Citaciones: 1 | |
| dc.description.abstract | Abstract In the present generation of VLSI domain, designing a circuit with less power, area, and delay has become challenge for every designer. In this article we have design and implemented a design for 5:2 compressor which is the vital component in CMOS multiplier circuits. The proposed compressor circuit design requires less transistor count i.e. 58 transistors. The Simulation results of proposed 5:2 compressor has substantially expanded the performance of power delay in contrast to earlier designs. | |
| dc.identifier.doi | 10.1088/1742-6596/1804/1/012162 | |
| dc.identifier.uri | https://doi.org/10.1088/1742-6596/1804/1/012162 | |
| dc.identifier.uri | https://andeanlibrary.org/handle/123456789/59163 | |
| dc.language.iso | en | |
| dc.publisher | IOP Publishing | |
| dc.relation.ispartof | Journal of Physics Conference Series | |
| dc.source | Koneru Lakshmaiah Education Foundation | |
| dc.subject | Gas compressor | |
| dc.subject | Multiplier (economics) | |
| dc.subject | Transistor count | |
| dc.subject | Very-large-scale integration | |
| dc.subject | CMOS | |
| dc.subject | Transistor | |
| dc.subject | Computer science | |
| dc.subject | Electronic engineering | |
| dc.subject | Electronic circuit | |
| dc.subject | Power (physics) | |
| dc.title | Performance Analysis of 5:2 compressor with 58 transistors | |
| dc.type | article |